Could Be Built by the Assembly of Different Silicon Technologies at Wafer Level, Allowing the Dense Co-integration of Best-In Class Functions.